

High Temperature Automotive Configurable Logic Gates Datasheet

Version: 1.3
20-Dec-23
(Last Modification Date)
(see note 1)


General description

The CXT-741Gxx are 4 high temperature configurable devices enabling 13 different logic functions: INV, BUFFER, AND, AND w/ inverted input, NAND, NAND w/ inverted input, OR, NOR, NOR w/ inverted input, XOR, NXOR, MUX and D Flip-Flop.

These devices are optimized for automotive applications and specified for operating junction temperature from -40°C up to +175°C (Tj), in excess of AEC-Q100 (Grade 0) qualification standard.













Features














- Operating junction temperature: from -40°C to +175°C (Tj)
- Supply voltage: 1.65V to 5.5V
- Inputs can be driven by 3.3V or 5V signals, even for lower supply voltage
- Schmitt trigger inputs for high immunity to slow changing signals
- ± 16 mA output drive current
- CMOS low power consumption
- ESD: 2000V HBM or 200V MM
- Lead Free Finish & RoHS compliant
- Tiny package: SOT-23 6 leads
- AEC-Q100 Grade 0 & PPAP capable²
















Note 1 Please always refer to the latest datasheet version available at <http://www.cisoid.com/files/files/products/galaxy/CXT-741GXX.pdf>

² Contact CISSOID about qualification status

Logic configurations		
CXT-741G57		
		
<p style="text-align: center;">Configuration 1</p> <p style="text-align: center;">2-Input AND Gate 2-Input NOR Gate with Both Inputs Inverted</p>		
<p style="text-align: center;">Configuration 2</p> <p style="text-align: center;">2-Input NAND Gate with A Input Inverted 2-Input OR Gate with B Input Inverted</p>		
<p style="text-align: center;">Configuration 3</p> <p style="text-align: center;">2-Input NAND Gate with B Input Inverted 2-Input OR Gate with A Input Inverted</p>		
<p style="text-align: center;">Configuration 4</p> <p style="text-align: center;">2-Input NOR Gate 2-Input AND Gate with Both Inputs Inverted</p>		
<p style="text-align: center;">Configuration 5</p> <p style="text-align: center;">2-Input XNOR Gate</p>		
<p style="text-align: center;">Configuration 6</p> <p style="text-align: center;">Inverter</p>		

Logic configurations		
CXT-741G58		
		
<p style="text-align: center;">Configuration 1</p> <p style="text-align: center;">2-Input NAND Gate 2-Input OR Gate with Both Inputs Inverted</p>		
<p style="text-align: center;">Configuration 2</p> <p style="text-align: center;">2-Input AND Gate with A Input Inverted 2-Input NOR Gate with B Input Inverted</p>		
<p style="text-align: center;">Configuration 3</p> <p style="text-align: center;">2-Input AND Gate with B Input Inverted 2-Input NOR Gate with A Input Inverted</p>		
<p style="text-align: center;">Configuration 4</p> <p style="text-align: center;">2-Input OR Gate 2-Input NAND Gate with Both Inputs Inverted</p>		
<p style="text-align: center;">Configuration 5</p> <p style="text-align: center;">2-Input XOR Gate</p>		
<p style="text-align: center;">Configuration 6</p> <p style="text-align: center;">Buffer</p>		

Logic configurations		
CXT-741G97		
		
<p style="text-align: center;">Configuration 1</p> <p style="text-align: center;">2 to 1 Multiplexer</p>		
<p style="text-align: center;">Configuration 2</p> <p style="text-align: center;">2-Input AND Gate 2-Input NOR Gate with Both Inputs Inverted</p>		
<p style="text-align: center;">Configuration 3</p> <p style="text-align: center;">2-Input OR Gate with A Input Inverted 2-Input NAND Gate with B Input Inverted</p>		
<p style="text-align: center;">Configuration 4</p> <p style="text-align: center;">2-Input NOR Gate with B Input Inverted 2-Input AND Gate with A Input Inverted</p>		
<p style="text-align: center;">Configuration 5</p> <p style="text-align: center;">2-Input OR Gate</p>		
<p style="text-align: center;">Configuration 6</p> <p style="text-align: center;">Inverter</p>		

CXT-741G57/CXT-741G58/CXT-741G97/CXT-741G175

Absolute Maximum Ratings_(see note 3)

Symbol	Parameter	Min.	Max.	Units
V _{DD}	Supply Voltage Range	-0.5	6.5	V
V _I	Input Voltage Range	-0.5	6.5	V
V _O	Voltage applied to output in high or low state	-0.3	Min(V _{DD} +0.5, 6.5V)	V
I _{IK}	Input Clamp Current (V _I <0)		-30	mA
I _{OK}	Output Clamp Current (V _O <0 V _O >V _{DD})		30	mA
I _O	Continuous Output Current		20	mA
T _J	Operating Junction Temperature	-40	175	°C
T _{STG}	Storage Temperature	-55	175	°C
ESD HBM	ESD Rating (Human Body Model)	2		kV
ESD MM	ESD Rating (Machine Model)	200		V

Operating conditions

Symbol	Parameter	Min.	Max.	Units
V _{DD}	Supply Voltage Range	-0.5	5.5	V
V _I	Input Voltage Range	-0.5	5.4	V
V _O	Voltage applied to output in high or low state	-0.3	Min(V _{DD} +0.5, 5.5V)	V
I _{OH}	High-Level Output Current	V _{DD} =1.65V	4	mA
		V _{DD} =2.3V	8	
		V _{DD} =3V	12	
		V _{DD} =4.5V	16	
I _{OL}	Low-Level Output Current	V _{DD} =1.65V	4	mA
		V _{DD} =2.3V	8	
		V _{DD} =3V	12	
		V _{DD} =4.5V	16	
Δt/ΔV _I	Input transition rise or fall time	V _{DD} =1.8V±10%	20	ns/V
		V _{DD} =2.5V±10%	20	
		V _{DD} =3.3V±10%	10	
		V _{DD} =5V±10%	5	
T _J	Operating Junction Temperature	-40	175	°C
T _A	Operating Ambient Temperature	-40	175	°C

Electrical Characteristics

Symbol	Parameter	Test conditions	V _{DD}	Min.	Typ	Max.	Units
CI			3.3		2.7		pF
C _{PD}	Power dissipation capacitance	F= 10 MHz	1.8 to 5V		7.43		pF
Θ _{JA}	Device mounted on FR-4 substrate PC board, 2oz copper, with minimum recommended pad layout				204		°C/W
Θ _{JC}				52		°C/W	

Note 3 : Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Frequent or extended exposure to absolute maximum rating conditions or above may affect device reliability.

CXT-741G57/CXT-741G58/CXT-741G97/CXT-741G175

Electrical Characteristics

Bold underlined values indicate values over the whole temperature range ($-40^{\circ}\text{C} < T_J < +175^{\circ}\text{C}$); All typical values are at $T_A=25^{\circ}\text{C}$

Symbol	Parameter	Test conditions	V _{DD}	Min.	Typ	Max.	Units
V _{T+}	Positive-going Input Threshold Voltage		1.8V	<u>1.06</u>		<u>1.26</u>	V
			2.5V	<u>1.47</u>		<u>1.68</u>	
			3.3V	<u>1.9</u>		<u>2.13</u>	
			5V	<u>2.78</u>		<u>3.04</u>	
V _{T-}	Negative-going Input Threshold Voltage		1.8V	<u>0.57</u>		<u>0.74</u>	V
			2.5V	<u>0.86</u>		<u>1.01</u>	
			3.3V	<u>1.13</u>		<u>1.35</u>	
			5V	<u>1.68</u>		<u>2.05</u>	
ΔV _T	Hysteresis (V _{T+} - V _{T-})		1.8V	<u>0.44</u>		<u>0.53</u>	V
			2.5V	<u>0.58</u>		<u>0.69</u>	
			3.3V	<u>0.71</u>		<u>0.84</u>	
			5V	<u>0.97</u>		<u>1.18</u>	
V _{OH}	High Level Output voltage	I _{OH} =4mA	1.65V	<u>1.26</u>			V
		I _{OH} =8mA	2.3V	<u>1.81</u>			
		I _{OH} =12mA	3V	<u>2.46</u>			
		I _{OH} =16mA	4.5V	<u>4.01</u>			
V _{OL}	Low Level Output voltage	I _{OH} =4mA	1.65V			<u>0.24</u>	V
		I _{OH} =8mA	2.3V			<u>0.31</u>	
		I _{OH} =12mA	3V			<u>0.36</u>	
		I _{OH} =16mA	4.5V			<u>0.35</u>	
I _{IN}	Input Current	V _I =5V or V _{SS}	1.65V to 5.5V			<u>6</u>	μA
I _{DD}	Supply Current	V _I =5V or V _{SS} I _O =0	1.65V to 5.5V			<u>8</u>	μA

CXT-741G57/CXT-741G58/CXT-741G97
Timing Characteristics

Bold underlined values indicate values over the whole temperature range ($-40^{\circ}\text{C} < T_J < +175^{\circ}\text{C}$); All typical values are at $T_A=25^{\circ}\text{C}$


Symbol	Parameter	Test conditions	V _{DD}	Min.	Typ	Max.	Units
t _{PD}	Propagation delay from any input to output	CL=30pF RL=1KΩ	1.65V - 1.95V		12.7	<u>26.6</u>	ns
		CL=30pF RL=500Ω	2.25V - 2.75V		7.68	<u>15.7</u>	
		CL=50pF RL=500Ω	3V - 3.6V		6.38	<u>12.7</u>	
		CL=50pF RL=500Ω	4.5V - 5.5V		4.78	<u>8.8</u>	

CXT-741G175 Timing Characteristics



Bold underlined values indicate values over the whole temperature range (-40°C < T_J < +175°C); All typical values are at T_A=25°C

Symbol	Parameter	Test conditions	V _{DD}	Min.	Typ	Max.	Units
f _{MAX}	Maximum Frequency	CL=30pF RL=1KΩ	1.65V - 1.95V	<u>20</u>			MHz
		CL=30pF RL=500Ω	2.25V - 2.75V	<u>35</u>			
		CL=50pF RL=500Ω	3V - 3.6V	<u>50</u>			
		CL=50pF RL=500Ω	4.5V - 5.5V	<u>70</u>			
t _{WCLK}	CLK Minimum Pulse Width		1.65V - 1.95V	<u>2</u>			ns
			2.25V - 2.75V	<u>2</u>			
			3V - 3.6V	<u>2</u>			
			4.5V - 5.5V	<u>1</u>			
t _{WCLRB}	CLRB Minimum Pulse Width		1.65V - 1.95V	<u>3</u>			ns
			2.25V - 2.75V	<u>2</u>			
			3V - 3.6V	<u>2</u>			
			4.5V - 5.5V	<u>2</u>			
t _{PD}	Propagation delay from CLK positive edge to output	CL=30pF RL=1KΩ	1.65V - 1.95V			<u>27.43</u>	ns
		CL=30pF RL=500Ω	2.25V - 2.75V			<u>16</u>	
		CL=50pF RL=500Ω	3V - 3.6V			<u>12.98</u>	
		CL=50pF RL=500Ω	4.5V - 5.5V			<u>8.96</u>	
t _{PCLRB}	Propagation delay from CLRB negative edge to output	CL=30pF RL=1KΩ	1.65V - 1.95V			<u>24.33</u>	ns
		CL=30pF RL=500Ω	2.25V - 2.75V			<u>13.65</u>	
		CL=50pF RL=500Ω	3V - 3.6V			<u>10.91</u>	
		CL=50pF RL=500Ω	4.5V - 5.5V			<u>7.8</u>	
t _{SU}	Setup time		1.65V - 1.95V	<u>2</u>			ns
			2.25V - 2.75V	<u>1</u>			
			3V - 3.6V	<u>1</u>			
			4.5V - 5.5V	<u>1</u>			
t _H	Hold time		1.65V - 1.95V	<u>1</u>			ns
			2.25V - 2.75V	<u>1</u>			
			3V - 3.6V	<u>1</u>			
			4.5V - 5.5V	<u>1</u>			

Parameter Measurement Information (notes4,5)




V _{DD}	Inputs		V _M	C _L	R _L
	V _I	t _r /t _f			
1.8V±0.15V	V _{DD}	≤ 2ns	V _{DD} /2	30pF	1000Ω
2.5V±0.2V				30pF	500Ω
3.3V±0.3V				50pF	500Ω
5V±0.5V				50pF	500Ω




Note 4 C_L load capacitance includes PCB and probe capacitance
 Note 5 : t_{PHL} and t_{PLH} are the same as t_{PD}

Package Drawing




Physical dimensions in mm (tolerance : +/- 0.2 mm)

Suggested Pad Layout



Physical dimensions in mm (tolerance : +/- 0.2 mm)

Marking information



XX	Product identification code
Y	Year: [0-9]
W	Week: A-Z: [1-29], a-z: [27-52], z=52 and 53
X	Internal code

Ordering Information

Product Name	Ordering Reference	Package	Marking
CXT-741G57	CXT-741G57A-SOT-23-6	SOT-23-6	AA
CXT-741G58	CXT-741G58A-SOT-23-6	SOT-23-6	AC
CXT-741G97	CXT-741G97A-SOT-23-6	SOT-23-6	AB
CXT-741G175	CXT-741G175A-SOT-23-6	SOT-23-6	AD

Contact & Ordering

CISSOID S.A.

Headquarters and contact EMEA:	CISSOID S.A. – Rue Francqui, 11 – 1435 Mont Saint Guibert - Belgium T : +32 10 48 92 10 – F : +32 10 88 98 75 Email : sales@cissoid.com
Sales Representatives:	Visit our website: http://www.cissoid.com

Disclaimer

Neither CISSOID, nor any of its directors, employees or affiliates make any representations or extend any warranties of any kind, either express or implied, including but not limited to warranties of merchantability, fitness for a particular purpose, and the absence of latent or other defects, whether or not discoverable. In no event shall CISSOID, its directors, employees and affiliates be liable for direct, indirect, special, incidental or consequential damages of any kind arising out of the use of its circuits and their documentation, even if they have been advised of the possibility of such a damage. The circuits are provided "as is". CISSOID has no obligation to provide maintenance, support, updates, or modifications.