

IMPACT OF INCREASING POWER DENSITY & SWITCHING FREQUENCY ON THERMAL REQUIREMENTS & DESIGN OF GATE DRIVERS

PIERRE DELATTE, CTO, CISSOID, ECPE WORKSHOP ON Advanced Drivers for Si, SiC and GaN
Power Semiconductor Devices, 15-16 February 2022



CISSOID





AGENDA



- Introduction
- Gate drivers for Wide Bandgap devices
- Gate driver thermal design
- Gate driver/power module co-design
- Conclusion



OBJECTIVES




- To give an insight into the impact of higher power density on gate driver thermal design
- To focus on gate drivers for high voltage/high current SiC power modules




12 YEARS OF INNOVATION IN SiC GATE DRIVERS & POWER MODULES AT CISSOID




SiC-based Solutions for efficient power conversion and compact motor drives





*125 °C Gate Driver Board
for 1200V-1700V 300A-450A
SiC 62mm Power Modules*

GATE DRIVERS FOR WBG



*3-Phase 1200V/340A-550A
SiC MOSFET Intelligent Power
Module (IPM) with AISiC pin fin
Baseplate for liquid cooling*



TRENDS WITH WBG POWER TRANSISTORS

WBG Power devices enable higher power density thanks to

- **Faster switching, higher dV/dt & dI/dt**

→ lower switching losses

- **Higher switching frequencies**

→ Smaller filters/magnetics

SiC & GaN

- **Higher operating voltages**

→ Reduced currents/conduction losses, e.g., with transition to 800V BEV

- **Higher junction temperatures**

→ Reduced cooling


SiC



FASTER SWITCHING

Fast switching WBG transistors enable lower switching losses and higher switching frequencies


- Higher efficiency
- Smaller filters & magnetics





HIGHER OPERATING VOLTAGES WITH SiC

Transition to 800V BEV increases efficiency & reduces charging time






HIGHER JUNCTION TEMPERATURE IN POWER MODULES




SiC Technology continues to push junction temperature higher




Source:
 YOLE
Développement


SiC/GAN GATE DRIVER REQUIREMENTS

- Fast switching
 - Higher peak gate currents I_{pk}
 - High common-mode currents I_{CM}
 - Lower gate loop inductance
 - Integration with power module
- High switching frequencies
 - High average gate current I_{avg}
 - Power dissipation in gate loop
- High Voltage
 - Isolation/Creepage/Clearance
- High temperature
 - T_{amb} : 85°C ... 125°C for high power density
- Accurate driving voltages (+/-5%)
 - For gate oxide long-term reliability
- Protection functions
 - Desaturation Detection & Soft Shutdown
 - Negative drive & Active Miller Clamping (AMC)





*SiC IPM with ALSiC pin fin
Baseplate for liquid cooling*





*SiC IPM with ALSiC
flat Baseplate*

GATE DRIVER THERMAL DESIGN



DRIVER/POWER MODULE GATE LOOP






DRIVER/POWER MODULE GATE LOOP



WITH TYPICAL VALUES FOR 1200V/450A-550A SiC MOSFET MODULE

- $R_{g_tot} \cong 3\Omega$, $C_{gs} = 40\text{nF} \rightarrow L_{g_tot} < C_{gs} * (R_{g_tot}/2)^2 = 90\text{nH}$ for no ringing






GATE DRIVER POWER REQUIREMENTS



WITH TYPICAL VALUES FOR 1200V/450A-550A SiC MOSFET MODULE

- Gate charge: $Q_{\text{gate}} = 910\text{nC} \dots 1500\text{nC} \rightarrow$ consider **1125nC**
- Driving voltages: $V_{\text{drive}} = +15\text{V}/-3\text{V}$
- Gate resistor: $2\Omega \dots 4\Omega$ for fast switching
 - Gate driver chip: $0.3\Omega \dots 0.6\Omega \rightarrow \cong \underline{0.5\Omega}$
 - Gate driver PCB: $0.5\Omega \dots 2.5\Omega \rightarrow \cong \underline{1\Omega}$
 - Inside power module: $0.5\Omega \dots 2.5\Omega \rightarrow \cong \underline{1.5\Omega} \rightarrow 50\%$
- Power dissipation in gate loop
 - At 25kHz: $P_{\text{gate}} = Q_{\text{gate}} * V_{\text{drive}} * F \cong 0.5\text{W}$
 - At 100KHz: $P_{\text{gate}} = Q_{\text{gate}} * V_{\text{drive}} * F \cong 2\text{W}$
 - $\rightarrow \cong 50\%$ or 1W in the power module
 - $\rightarrow \cong 50\%$ or **1W/channel on the gate driver PCB!**






GATE DRIVER POWER REQUIREMENTS

PCB/DRIVER CHIP/GATE RESISTOR THERMAL MODEL

- Θ_{JB} is the junction-to-board thermal resistance (driver chip)
 - It is considered that $\Theta_{JC} \cong \Theta_{JB} (T_{\text{Case(bottom)}} \cong T_{\text{Board}})$ [Ref 1]
- Θ_{FB} is the film-to-board thermal resistance (gate resistor) [Ref 2]
- Θ_{BA} is the board-to-ambient thermal resistance (PCB)







GATE DRIVER POWER REQUIREMENTS



BOARD-TO-AMBIENT THERMAL RESISTANCE

- PCB area per phase to fit on top of power module: 80mm*50mm
- In the best case, Area/4 per isolated driver channel : $A=40\text{mm} \times 25\text{mm}=1000\text{mm}^2$
 - In practice, further constrained by isolation/creepage requirements
- Board-to-air thermal resistance $\Theta_{BA} > 50^\circ\text{C}/\text{W} \rightarrow \Delta T_{BA} > 50^\circ\text{C}$ at 1W@100kHz
 - At $T_A=90^\circ\text{C} \rightarrow T_{\text{Board}} > 140^\circ\text{C}$, approaching or exceeding the temperature limit of FR4 PCBs





GATE DRIVER POWER REQUIREMENTS



JUNCTION-TO-BOARD THERMAL RESISTANCE

- Junction-to-board thermal resistance Θ_{JB} is strongly dependent on the chip packaging technology
 - A few °C/W for a package with exposed thermal pad
 - About 35°C/W for a SOIC16 package commonly used for isolated gate driver ICs
- Based on previous hypotheses, about 1/6 of the power is dissipated in the gate driver chip, i.e. 0.33W for $P_{gate}=2W$
 - For $\Theta_{JB} = 35^{\circ}\text{C/W}$, $\Delta T_{JB} = 11.5^{\circ}\text{C}$
 - For $T_{Board} > 140^{\circ}\text{C} \rightarrow T_j > 150^{\circ}\text{C}$, exceeding T_{Jmax} of most driver ICs




GATE DRIVER POWER REQUIREMENTS




FILM-TO-BOARD THERMAL RESISTANCE

- Based on previous hypotheses, about 1/3 of the power is dissipated in PCB gate resistors, i.e. 0.66W for $P_{gate}=2W$
→ 0.33W per R_{on_PCB} / R_{off_PCB}
- High-power resistors are required
 - MELF 0207: $\Theta_{FB} = 26^{\circ}C/W$ [Ref 2]
 - $\Delta T_{FB}@0.33W = 8.5^{\circ}C$
- At $T_{board} > 140^{\circ}C \rightarrow T_{film} \geq 148.5^{\circ}C$
 - Putting two MELF 0207 resistors in parallel is relaxing thermal constraints
 - Note that derating curve is too optimistic because it considers a larger PCB area



$\Delta T_{Film-to-case}$ for different types of resistors [Ref 2]








POWER & THERMAL REQUIREMENTS FOR GATE DRIVER ISOLATED DC-DC CONVERTER




- At $V_{drive} = +15V/-3V$ & $Q_g = 1125nC$
 - 25kHz \rightarrow 100KHz: $P_{out} = 0.5W \rightarrow 2W$
- For 2W output power
 - Typ. Efficiency @25°C = 80% \rightarrow Losses > 0.5W
 - Typ. Efficiency @25°C = 60% \rightarrow Losses > 1.33W!
- Contributing to further PCB heating





POWER DISSIPATION IN GATE DRIVER DUE TO HIGH VOLTAGE & HIGH FREQUENCY SWITCHING


- As the power module is switching, some capacitors are charged and discharged at each cycle
- At 800V/100kHz: Losses= $12\text{pF} \cdot 800\text{V}^2 \cdot 100\text{kHz} = 768\text{mW}$
- It is difficult to pinpoint where these losses are dissipated but it adds to the total power losses on the gate driver PCB!






MOTOR CONTROL BOARD

Stacking the motor control board on top of the Intelligent Power Module (IPM) could further increase the thermal constraints by reducing air flow on gate driver board



*CISSOID/Silicon Mobility
OLEA® COMPOSER - T222
3-Phase 1200V/550A
SiC Inverter Starter Kit*




GATE DRIVER/POWER MODULE CO-DESIGN



SiC INTELLIGENT POWER MODULES (IPMs)




- They offer an optimized mechanical and electrical integration of the power module and its gate driver
- Particularly interesting for SiC Power Modules as the gate driver design is more challenging
 - Higher dV/dt and dI/dt
 - Gate loop inductances must be minimized
 - Higher isolation voltages
 - Higher thermal constraints
 - Desaturation detection should be carefully optimized





TRADE-OFF IN IPM THERMAL DESIGN


- Based on gate charge & dV/dt specifications, the gate resistor can be optimally distributed between the gate driver PCB and the power module to minimize gate driver self-heating





TRADE-OFF IN IPM THERMAL DESIGN

- Putting more gate resistance inside the power module also helps in damping oscillations in the differential gate loop [Ref 3]
- However, it reduces dV/dt tuning range at gate driver level





CONCLUSION

- Care should be taken in gate driver thermal design in high power density applications as
 - The ambient temperature (T_a) increases inside the power converter
 - High switching frequencies push up the gate driver board self-heating
 - The requirement to put the gate driver close to the power module to reduce parasitic inductances further increases thermal constraints
 - Losses neglected at lower voltage/frequency could become significant
- This can lead to the need to select high temperature components: gate driver IC's ($T_{jmax} = 150^{\circ}\text{C} \dots 175^{\circ}\text{C}$), PCB (high T_g), resistors ...



REFERENCES

- [Ref 1] On Semi Application Note AND9596/D: “A Quick PCB Thermal Calculation for Power Electronic Devices with Exposed Pad Packages”
<https://www.onsemi.com/pub/Collateral/AND9596-D.PDF>
- [Ref 2] Vishay Application Note: “Thermal Management in Surface-Mounted Resistor Applications”
<https://www.vishay.com/docs/28844/tmismra.pdf>
- [Ref 3] F. Xu and L. Chen, "Suppressing Gate Voltage Oscillation in Paralleled SiC MOSFETs for HEV/EV Traction Inverter Application," 2019 IEEE Energy Conversion Congress and Exposition (ECCE), 2019, pp. 3548-3553, doi: 10.1109/ECCE.2019.8912638.
<https://ieeexplore.ieee.org/abstract/document/8912638>



THANKS FOR YOUR ATTENTION