IMPACT OF INCREASING POWER DENSITY & SWITCHING FREQUENCY ON THERMAL REQUIREMENTS & DESIGN OF GATE DRIVERS PIERRE DELATTE, CTO, CISSOID, ECPE WORKSHOP ON Advanced Drivers for Si, SiC and GaN Power Semiconductor Devices, 15-16 February 2022

CISSOID







- Introduction
- Gate drivers for Wide Bandgap devices
- Gate driver thermal design
- Gate driver/power module co-design
- Conclusion





- To give an insight into the impact of higher power density on gate driver thermal design
- To focus on gate drivers for high voltage/high current SiC power modules

# 12 YEARS OF INNOVATION IN SIC GATE DRIVERS & POWER MODULES AT CISSOID



SiC-based Solutions for efficient power conversion and compact motor drives



SiC Intelligent Power Modules (IPM)

| Slide4 | ECPE Workshop on Advanced Drivers | 15-16 February 2022 | © CISSOID 2000 – 2022 all rights reserved

125 ℃ Gate Driver Board for 1200V-1700V 300A-450A SiC 62mm Power Modules

#### GATE DRIVERS FOR WBG

3-Phase 1200V/340A-550A SiC MOSFET Intelligent Power Module (IPM) with AlSiC pin fin Baseplate for liquid cooling



TRENDS WITH WBG POWER TRANSISTORS

WBG Power devices enable higher power density thanks to

Faster switching, higher dV/dt & dI/dt

 $\rightarrow$  lower switching losses

Higher switching frequencies

Higher junction temperatures

 $\rightarrow$  Reduced cooling

→ Smaller filters/magnetics

Higher operating voltages

 $\rightarrow$  Reduced currents/conduction losses, e.g., with transition to 800V BEV

SiC









Fast switching WBG transistors enable lower switching losses and higher switching frequencies

- $\rightarrow$  Higher efficiency
- → Smaller filters & magnetics





#### Transition to 800V BEV increases efficiency & reduces charging time

CISSOID



| Slide8 | ECPE Workshop on Advanced Drivers | 15-16 February 2022 | © CISSOID 2000 – 2022 all rights reserved



#### SiC Technology continues to push junction temperature higher

CISSOID



| Slide9 | ECPE Workshop on Advanced Drivers | 15-16 February 2022 | @ CISSOID 2000 – 2022 all rights reserved

# SIC/GAN GATE DRIVER REQUIREMENTS

#### Fast switching

- Higher peak gate currents I<sub>pk</sub>
- High common-mode currents I<sub>CM</sub>
- o Lower gate loop inductance
- o Integration with power module
- High switching frequencies
  - High average gate current I<sub>avg</sub>
    Power dissipation in gate loop
- High Voltage
  - o Isolation/Creepage/Clearance
- High temperature
  - T<sub>amb</sub>: 85°C ... 125°C for high power density
- | Slide10 | ECPE Workshop on Advanced Drivers | 15-16 February 2022 | © CISSOID 2000 2022 all rights reserved

- Accurate driving voltages (+/-5%)
  - For gate oxide long-term reliability
- Protection functions
  - Desaturation Detection & Soft Shutdown
  - Negative drive & Active Miller Clamping (AMC)





Half-bridge

Power Module



SiC IPM with AlSiC pin fin Baseplate for liquid cooling



SiC IPM with AlSiC flat Baseplate

#### GATE DRIVER THERMAL DESIGN

# DRIVER/POWER MODULE GATE LOOP



CISSOID

| Slide12 | ECPE Workshop on Advanced Drivers | 15-16 February 2022 | © CISSOID 2000 – 2022 all rights reserved

# DRIVER/POWER MODULE GATE LOOP

WITH TYPICAL VALUES FOR 1200V/450A-550A SIC MOSFET MODULE

CISSOID



| Slide13 | ECPE Workshop on Advanced Drivers | 15-16 February 2022 | © CISSOID 2000 – 2022 all rights reserved



WITH TYPICAL VALUES FOR 1200V/450A-550A SIC MOSFET MODULE

o Gate charge:  $Q_{gate}$  = 910nC ... 1500nC  $\rightarrow$  consider <u>1125nC</u>

• Driving voltages: V<sub>drive</sub>=+15V/-3V

o Gate resistor:  $2\Omega$ ... $4\Omega$  for fast switching

- Gate driver chip:  $0.3\Omega \dots 0.6\Omega \rightarrow \cong 0.5\Omega$
- Gate driver PCB:  $0.5\Omega \dots 2.5\Omega \rightarrow \cong \underline{1\Omega}$
- Inside power module:  $0.5\Omega \dots 2.5 \Omega \rightarrow \cong \underline{1.5\Omega} \longrightarrow 50\%$

o Power dissipation in gate loop

- At 25kHz:  $P_{gate} = Q_{gate} * V_{drive} * F \cong 0.5W$
- At 100KHz:  $P_{gate} = Q_{gate} * V_{drive} * F \cong 2W$ 
  - $\rightarrow\,\cong\,50\%$  or 1W in the power module
  - $\rightarrow$   $\cong$  50% or <u>1W/channel on the gate driver PCB</u>!

| Slide14 | ECPE Workshop on Advanced Drivers | 15-16 February 2022 | © CISSOID 2000 – 2022 all rights reserved

Power dissipation spreading is proportional to gate resistor distribution!

▶ 50%



ISSOID

#### GATE DRIVER POWER REQUIREMENTS PCB/DRIVER CHIP/GATE RESISTOR THERMAL MODEL



- $\Theta_{JB}$  is the junction-to-board thermal resistance (driver chip) • It is considered that  $\Theta_{JC} \cong \Theta_{JB}(T_{Case(bottom)} \cong T_{Board})$  [Ref 1]
- $\Theta_{FB}$  is the film-to-board thermal resistance (gate resistor) [Ref 2]
- $\Theta_{BA}$  is the board-to-ambient thermal resistance (PCB)



| Slide15 | ECPE Workshop on Advanced Drivers | 15-16 February 2022 | © CISSOID 2000 – 2022 all rights reserved

**BOARD-TO-AMBIENT THERMAL RESISTANCE** 

- PCB area per phase to fit on top of power module: 80mm\*50mm
- In the best case, Area/4 per isolated driver channel : A=40mm\*25mm=1000mm<sup>2</sup>
   In practice, further constrained by isolation/creepage requirements
- Board-to-air thermal resistance  $\Theta_{BA} > 50^{\circ}C/W \rightarrow \Delta T_{BA} > 50^{\circ}C$  at 1W@100kHz
  - At  $T_A = 90^{\circ}C \rightarrow T_{Board} > 140^{\circ}C$ , approaching or exceeding the temperature limit of FR4 PCBs



JUNCTION-TO-BOARD THERMAL RESISTANCE

- Junction-to-board thermal resistance  $\Theta_{\rm JB}$  is strongly dependent on the chip packaging technology

• A few °C/W for a package with exposed thermal pad

- About 35°C/W for a SOIC16 package commonly used for isolated gate driver ICs
- Based on previous hypotheses, about 1/6 of the power is dissipated in the gate driver chip, i.e. 0.33W for P<sub>gate</sub>=2W
   o For Θ<sub>JB</sub> = 35°C/W, ΔT<sub>JB</sub> = 11.5°C
   o For T<sub>Board</sub> > 140°C → T<sub>I</sub> > 150°C, exceeding T<sub>Imax</sub> of most driver ICs

FILM-TO-BOARD THERMAL RESISTANCE

- Based on previous hypotheses, about 1/3 of the power is dissipated in PCB gate resistors, i.e. 0.66W for P<sub>gate</sub>=2W → 0.33W per R<sub>on\_PCB</sub> / R<sub>off\_PCB</sub>
- High-power resistors are required • MELF 0207:  $\Theta_{FB} = 26^{\circ}C/W$  [Ref 2] •  $\Delta T_{FB} @ 0.33W = 8.5^{\circ}C$
- At T<sub>board</sub> > 140°C → <u>T<sub>film</sub> > 148.5°C</u>
   O Putting two MELF 0207 resistors in parallel is relaxing thermal constraints
  - Note that derating curve is too optimistic because it considers a larger PCB area



Ambient Temparature  $\vartheta_{amb}$ 



# POWER & THERMAL REQUIREMENTS FOR GATE DRIVER ISOLATED DC-DC CONVERTER



- At  $V_{drive}$ =+15V/-3V & Qg=1125nC • 25kHz  $\rightarrow$  100KHz: Pout = 0.5W  $\rightarrow$  2W
- For 2W output power
  - o Typ. Efficiency @25°C = 80% → Losses > 0.5W
  - Typ. Efficiency @25°C = 60% → Losses > 1.33W!
- Contributing to further PCB heating



| Slide19 | ECPE Workshop on Advanced Drivers | 15-16 February 2022 | © CISSOID 2000 – 2022 all rights reserved



## POWER DISSIPATION IN GATE DRIVER DUE TO HIGH VOLTAGE & HIGH FREQUENCY SWITCHING



- As the power module is switching, some capacitors are charged and discharged at each cycle
- At 800V/100kHz: Losses=12pF\*800V<sup>2</sup>\*100kHz=768mW
- It is difficult to pinpoint where these losses are dissipated but it adds to the total power losses on the gate driver PCB!



| Slide20 | ECPE Workshop on Advanced Drivers | 15-16 February 2022 | @ CISSOID 2000 - 2022 all rights reserved





3-Phase 1200V/550A

SiC Inverter Starter Kit

Stacking the motor control board on top of the Intelligent Power Module (IPM) could further increase the thermal constraints by reducing air flow on gate driver board



Slide21 | ECPE Workshop on Advanced Drivers | 15-16 February 2022 | © CISSOID 2000 – 2022 all rights reserved



### GATE DRIVER/POWER MODULE CO-DESIGN

# SIC INTELLIGENT POWER MODULES (IPMS)

- They offer an optimized mechanical and electrical integration of the power module and its gate driver
- Particularly interesting for SiC Power Modules as the gate driver design is more challenging
  - Higher dV/dt and dI/dt
  - Gate loop inductances must be minimized
  - Higher isolation voltages
  - Higher thermal constraints
  - Desaturation detection should be carefully optimized



CISSOID

# TRADE-OFF IN IPM THERMAL DESIGN

 Based on gate charge & dV/dt specifications, the gate resistor can be optimally distributed between the gate driver PCB and the power module to minimize gate driver self-heating

CISSOID



| Slide24 | ECPE Workshop on Advanced Drivers | 15-16 February 2022 | © CISSOID 2000 – 2022 all rights reserved

# TRADE-OFF IN IPM THERMAL DESIGN

 Putting more gate resistance inside the power module also helps in damping oscillations in the differential gate loop [Ref 3]

CISSOID

However, it reduces dV/dt tuning range at gate driver level



| Slide25 | ECPE Workshop on Advanced Drivers | 15-16 February 2022 | © CISSOID 2000 – 2022 all rights reserved





- Care should be taken in gate driver thermal design in high power density applications as
  - The ambient temperature (T<sub>a</sub>) increases inside the power converter
  - High switching frequencies push up the gate driver board self-heating
  - The requirement to put the gate driver close to the power module to reduce parasitic inductances further increases thermal constraints
  - o Losses neglected at lower voltage/frequency could become significant
- This can lead to the need to select high temperature components: gate driver IC's (T<sub>jmax</sub> = 150°C ... 175°C), PCB (high T<sub>g</sub>), resistors ...





- [Ref 1] On Semi Application Note AND9596/D: "A Quick PCB Thermal Calculation for Power Electronic Devices with Exposed Pad Packages" <u>https://www.onsemi.com/pub/Collateral/AND9596-D.PDF</u>
- [Ref 2] Vishay Application Note: "Thermal Management in Surface-Mounted Resistor Applications" <a href="https://www.vishay.com/docs/28844/tmismra.pdf">https://www.vishay.com/docs/28844/tmismra.pdf</a>
- [Ref 3] F. Xu and L. Chen, "Suppressing Gate Voltage Oscillation in Paralleled SiC MOSFETs for HEV/EV Traction Inverter Application," 2019 IEEE Energy Conversion Congress and Exposition (ECCE), 2019, pp. 3548-3553, doi: 10.1109/ECCE.2019.8912638.

https://ieeexplore.ieee.org/abstract/document/8912638





#### THANKS FOR YOUR ATTENTION

| Slide28 | ECPE Workshop on Advanced Drivers | 15-16 February 2022 | © CISSOID 2000 – 2022 all rights reserved