

# 3-Phase 1200V/550A SiC MOSFET Intelligent Power Module – Version B CXT-PLA3SA12550A-Datasheet

Version: 1.17 13-Jan-25 (Last Modification Date)

## **General description**

CXT-PLA3SA12550A is a 3-phase 1200V/550A SiC MOSFET Intelligent Power Module integrating the power switches and the gate driver based on the CISSOID HADES2<sup>®</sup> chipset.

With its **pin fin baseplate**, this module addresses high power density water cooled converters offering a SiC power module designed for operation at high junction temperature (up to 175°C). This solution gives access to the full benefits of SiC technology to achieve high power density thanks to low switching losses and high temperature operation.

The integration of the gate driver together with the power module give direct access to a fully validated and optimized solution in terms of switching speed and losses, robustness against dl/dt, dV/dt and protection of the power stages (Desat, UVLO, AMC, SSD).





## **Key Features**

- VDS breakdown voltage: 1200V
- Low  $R_{DSON}^{1}$ : typ 2.53m $\Omega$
- Max Continuous current:
  - 550A typ. @ Tc=25°C
  - 400A typ. @ Tc=90°C
  - Thermal resistance (J2C):
    - 0.106 °C/W typ.
- Max 175°C operating junction temperature (power devices)
- Switching Energy@ 600V/300A:
  - Eon: 9 mJ
  - Eoff: 7 mJ
- Switching frequency: 50kHz max<sup>2</sup>
- Isolation (baseplate power pins):
  - 4000VDC (1min)
- Common mode transient immunity:
  - >50kV/µs
- Dimensions:
  - 104(W) x 154(L) X 34(H) (all in mm)
- Weight: 590g

- Single power supply (VCC):
  - +12V to +18V
- Max 125°C operating ambient temperature (gate driver)
- Isolation (primary secondary):
  - 3000VDC (1min)
- Parasitic capacitance:
  - typ 11pF per phase
- PWM input signal
  - 5V Schmitt trigger input
  - Active-High (Active-Low as an option)
- Open-drain fault reporting:
  - per side (top or bottom)
  - per phase as an option
- Turn-On/Off delay: 180ns typ.
- Under voltage lockout (UVLO)
  - On VCC
  - On internally generated secondary supplies
- Desaturation protection
- Soft Shutdown turn-off (SSD)
- Negative gate drive (-3V)
- Active Miller Clamping (AMC)
- Gate-Source Short-circuit Protection
- Y-Cap (2\*1nF/1000V) between GND and baseplate

<sup>&</sup>lt;sup>1</sup> Package resistance excluded

<sup>&</sup>lt;sup>2</sup> With Gate driver temperature derating from 25kHz to 50kHz (see curve at page 18)



## **Ordering Information**

Product Name	Version	Status	Ordering Reference	Marking
CXT-PLA3SA12550A A	Α	NRND <sup>1</sup>	CXT-PLA3SA12550AA	CXT-PLA3SA12550AA
CX1-PLA35A12550A	A12550A A B	Active	CXT-PLA3SA12550AB	CXT-PLA3SA12550AB

## **Revision notes**

	From CXT-PLA3SA12550AA to CXT-PLA3SA12550AB
1	New connector with locking mechanism, compatible with board-2-board and board-2-cable assemblies (cfr section Mechanical information page 21)
2	High frequency electrical connection between primary ground and baseplate (cfr section Y-Cap connection to baseplate page 18)
3	Fully isolated DC bus voltage measurement (cfr page 8)
4	Improved PCB robustness
5	Increased mechanical clearance around fixing points
6	Increased dimension of the gate driver PCBA (cfr section Mechanical information page 21)
7	Minor increase of gate driver current consumption (cfr page 10)
8	Only "DIRECT mode" supported, i.e. two independent PWM inputs "LOCAL mode", i.e. local generation of 2 non-overlapped PMW signals, has been removed.

<sup>&</sup>lt;sup>18</sup> NRND: Not Recommended for New Designs



# **Block diagram**



INTELLIGENT POWER MODULES WWW.CISSOID.COM



## Pinout<sup>4</sup>



INTELLIGENT POWER MODULES WWW.CISSOID.COM

 $<sup>^{\</sup>rm 4}$  "VDCU+, VDCV+, VDCW+", "VDCU-, VDCV-, VDCW-" are not connected to each other internally



# Pinout (cnt'd)

Interface	Pin	Pin name	Description
		VDCU+	U Phase positive power supply
		VDCU-	U Phase negative power supply
		VDCV+	V Phase positive power supply
		VDCV-	V Phase negative power supply
POWER		VDCW+	W Phase positive power supply
		VDCW-	W Phase negative power supply
		U	Half-Bridge output U
		V	Half-Bridge output V
		W	Half-Bridge output W
-		•	
	A1	PWM-UT	PWM input high-side phase U
	A2	TEMP-U	Phase U temperature measurement out- put
	A3	PWM-VT	PWM input high-side phase V
	A4	PWM-VB	PWM input low-side phase V
	A5	FLT-T-V	Phase V fault output or 3 phase high- side (=top) fault output
	A6	FLT-B-U	Phase U fault output or 3 phase low-side (=bottom) fault output
	A7	VCC	Gate driver positive power supply
	A8	GND	Gate driver negative power supply
	A8 A9 A10	NC	Do not connect
	A10	NC	Do not connect
	A11	TEMP-V	Phase V temperature measurement out- put
CONTROL	A12	FLT-W	Phase W fault output (not used in case of fault reporting per side)
CONTROL	A13	PWM-WT	PWM input high-side phase W
	B1	PWM-UB	PWM input low-side phase U
	B2	RSTN	Reset signal (active low); while low, forces all PWM to inactive state
	B3	VDCM	DC BUS voltage monitoring output
	B4	GND	Gate driver negative power supply
	B5	VCC	Gate driver positive power supply
	B6	GND	Gate driver negative power supply
	B7	VCC	Gate driver positive power supply
	B8	GND	Gate driver negative power supply
	B9	VCC	Gate driver positive power supply
	B10	NC	Do not connect
	B11	NC	Do not connect
	B12	TEMP-W	Phase W temperature measurement output
	B13	PWM-WB	PWM input low-side phase W



# **Absolute Maximum Ratings**

Parameter	Symbol	Condition	Value	Unit
Case temperature	Tc		-40°C to 150°C	°C
Storage temperature	Tstg		-40°C to 125°C	°C
Weight	g		590	g

### "SiC Power MOSFET Power module"

Parameter	Symbol	Condition	Value	Unit
	M	Tj=25°C	1200	V
Drain – Source Voltage	Vds	T <sub>i</sub> =175°C	1200	V
MOSFET Continuous Drain Cur-	1	V <sub>GS</sub> =15V, T <sub>C</sub> =25°C, Tj<175°C	550	А
rent	ID	V <sub>GS</sub> =15V,T <sub>C</sub> =90°C, Tj<175°C	400	А
Pulsed Drain Current	IDpulse	pulse width t <sub>p</sub> limited by T <sub>jmax</sub>	720	А
Junction temperature	Tj		175°C	°C
Case and Storage temperatures	T <sub>C</sub> ,T <sub>STG</sub>		-40°C to 150°C	°C
Stray Inductance	L <sub>Stray</sub>	Between VDCX+ and VDCX-	11.2	nH
Backage registeres @ 25%C5		Between VDCX+ and phase output	0.7	mΩ
Package resistance @ 25°C <sup>5</sup>		Between VDCX- and phase output	0.7	mΩ
Clearance distance		From VDCX+ to VDCX-	5.6	mm
		From U,V,W to Baseplate	12	mm
		From VDCX+, VDCX- to Baseplate	12	mm
		From Gate driver HS,LS to Primary	4.44	mm
		From Gate driver Primary to U,V,W	7.1	mm
		From Gate driver HS,LS to VDCX+,VDCX-	2.22	mm
Creepage distance		From VDCX+ to VDCX-	7.6	mm
		From U,V,W to Baseplate	12	mm
		From VDCX+, VDCX- to Baseplate	12	mm
		From Gate driver HS,LS to Primary	5	mm
		From Gate driver Primary to U,V,W	>15	mm
		From Gate driver HS,LS to VDCX+,VDCX-	>15	mm
CTI-Comparative Tracking Index		Power module	min 175	
Mounting Torque	Mp	Terminals VDCX+, VDCX-, U,V,W	4	Nm
Mounting Torque	MBP	Baseplate	2	Nm

<sup>&</sup>lt;sup>5</sup> Package resistance temperature coefficient: 0.39%/°C



# **Absolute Maximum Ratings**

## "Gate Driver"

Parameter	Min.	Max.	Units
VCC-GND	-0.5	18	V
PWM-XT/PWM-XB/RSTN wrt GND	-0.5V	5.5	V
FLT-B-U/ FLT-T-V/FLT-W wrt GND	-0.5V	18	V
CTI-Comparative Tracking Index	175		
Junction Temperature		175	°C
Storage and Operating Temperature	-40	125	°C
ESD Rating (Human Body Model)	1.5		kV
between VCC/GND/PWM-XT/PWM-XB/RSTN/FLT-X pins			

## Isolation

Parameter	Condition	Min.	Тур.	Max.	Units
Any of "VDCX+/VDCX- /U/V/W" wrt to baseplate	DC (for 1mn)		4000		V
	@ 1000VDC		>1		GΩ
Any of "VDCX+/VDCX-	DC (for 1mn)		3000		V
/U/V/W" wrt any of " VCC/GND/PWM-XT/PWM- XB/FLT-X"	@ 1000VDC		>1		GΩ
Any of "VCC/GND/PWM-	DC (for 1mn)		4000		V
XT/PWM-XB/FLT-X" wrt to baseplate <sup>6</sup>	@ 1000VDC		>1		GΩ
Parasitic capacitance	Between high-side and primary (per phase)		11		pF

# DC Bus Voltage Monitoring

Parameter	Symbol	Condition	Тур	Unit
DC BUS voltage monitoring output	VDCM		0.0033*[Diff(VDCV+,VDCU-)+3]	V
DC BUS voltage monitoring output bandwidth	VDCM- BW		1	kHz

## **Temperature Monitoring**

Parameter	Symbol	Condition	Тур	Unit
Temperature monitoring output	TEMP-U TEMP-V TEMP-W		NTC <sub>R (Ohm)</sub> *5/( NTC <sub>R (Ohm)</sub> +1500)	V
NTC resistance	NTC <sub>R</sub>	T <sub>NTC</sub> =25°C	5000	Ω
NTC isolation wrt power device ter- minals <sup>7</sup>		1200VDC; 175°C	>1	GΩ

Steinhart-Hart Coefficients for NTC<sub>R</sub> versus Temperature computation:

#### $1/(T_{NTC}-273.15) = A+B^{1}(R)+C^{1}(R)$

	Α	В	С
Т <sub>NTC</sub> < (273.15+25)К	9.931*10 <sup>-4</sup>	2.658*10 <sup>-4</sup>	1.563*10 <sup>-7</sup>
Т <sub>NTC</sub> > (273.15+25)К	9.923*10 <sup>-4</sup>	2.664*10 <sup>-4</sup>	1.496*10 <sup>-7</sup>

<sup>&</sup>lt;sup>6</sup> Data valid with Y-Cap metallic connections to baseplate broken (see "Y-Cap connection to baseplate" section p.18)

<sup>&</sup>lt;sup>7</sup> Isolation is provided by the protective gel inside the power module



## **Electrical Characteristics "Power module"**

Unless otherwise stated: (VCC-GND)=15V,  $\underline{T_C=25^{\circ}C}$ . Bold underlined values indicate values over the whole temperature range (-40°C <  $T_J$  < +175°C).

## "SiC Power MOSFET's"

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Thrashold valtage	Vтн	$T_j=25^{\circ}C$ ; $I_{DS} = 0.02A$ ; $V_{DS} = V_{GS}$	1.8	2.18	3.5	V
Threshold voltage	VTH	$T_j=175^{\circ}C$ ; $I_{DS} = 0.02A$ ; $V_{DS} = V_{GS}$		1.67		V
Drain cut-off current	la ao	V <sub>GS</sub> =-3V, V <sub>DS</sub> =1200V, T <sub>j</sub> =25°C		1		μA
	IDSS	V <sub>GS</sub> =-3V, V <sub>DS</sub> =1200V, T <sub>j</sub> =175°C		50		μA
Static drain-to-source re-	R <sub>DSon</sub>	V <sub>GS</sub> =15V, ID=300A, T <sub>j</sub> =25°C		2.53	3.2	mΩ
sistance <sup>8</sup>	NDSon	V <sub>GS</sub> =15V, ID=300A, T <sub>j</sub> =175°C		4.4		mΩ
Breakdown drain-to-source volt- age (DC characterization)	VBRDS	V <sub>GS</sub> =-3V; I <sub>DS</sub> = 500 µA	<u>1200</u>			V
Input capacitance	Ciss	$V_{GS} = 0V_{DC}, V_{DS} = 600V_{DC}$		40.3		nF
Output capacitance	Coss	f = 100 kHz		1.6		nF
Feedback capacitance	C <sub>RSS</sub>	$V_{AC} = 25 mV$		84		pF
Turn-on delay time	T <sub>d(ON)</sub>			97		ns
Rise time	Tr			102		ns
Turn-off delay time	T <sub>d(OFF)</sub>	V <sub>DS</sub> =600V; V <sub>GS</sub> = -3/15V;		276		ns
Fall time	Tf	I <sub>DS</sub> = 300A; L = 50µH		52		ns
Turn-On Switching Energy	Eon			9		mJ
Turn-Off Switching Energy	Eoff			7		mJ
Gate to Source Charge	Q <sub>GS</sub>			365		nC
Gate to Drain Charge	Q <sub>GD</sub>	Tj=25°C ;V <sub>DS</sub> = 600V; I <sub>DS</sub> = 300A; V <sub>GS</sub> = -3/15V		356		nC
Total Gate Charge	$Q_{G}$	105 - 300A, VGS = -3/15V		1137		nC
Short circuit protection threshold	loou	T <sub>J=</sub> 25°C		1430		А
Short-circuit protection threshold	ISCth	T <sub>J=</sub> 175°C		840		А
Maximum short-circuit duration	tsc			2		μs

## "SiC Reverse Diode"

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Diada Farward Valtaga	\/_	T <sub>j</sub> =25°C ; I <sub>SD</sub> = 300A; V <sub>GS</sub> =-3V		4.54		V
Diode Forward Voltage	VF	T <sub>j</sub> =175°C ; I <sub>SD</sub> = 300A; V <sub>GS</sub> =-3V		3.97		V
Continuous Diode Forward Cur- rent	ISD,DC	V <sub>GS</sub> =-3V, T <sub>c</sub> =25°C, Tj<175°C		300		А
Diode Pulse Current	I <sub>SD,</sub> Pulse	$V_{GS}$ =-3V, pulse width t <sub>P</sub> limited by $T_{jmax}$		720		А
Reverse Recovery Time	t <sub>RR</sub>			33.2		ns
Reverse Recovery Charge	Q <sub>RR</sub>			2		μC
Peak Reverse Recovery Current	I <sub>RR</sub>	•		110		Α
Reverse Recovery Energy	E <sub>RR</sub>	$ \begin{array}{c c} V_{F} & \hline T_{j}{=}175^{\circ}C \ ; \ I_{SD} = 300A; \ V_{GS} = {-}3V \\ \hline I_{SD,DC} & V_{GS} = {-}3V, \ T_{c}{=}25^{\circ}C, \ T_{j}{<}175^{\circ}C \\ \hline I_{SD,} & V_{GS} = {-}3V, \\ pulse & width \ t_{p} \ limited \ by \ T_{jmax} \\ \hline t_{RR} & V_{DS}{=}600V; \ V_{GS} = {-}3V; \ I_{SD} = 300A \\ \hline T_{j}{=}25^{\circ}C; L = 50\mu H; \\ \hline I_{RR} & dl/dt = 9.5A/ps \\ \end{array} $		0.3		mJ

## **Thermal Characteristics**

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Junction-to-Fluid Thermal resistance <sup>9</sup>	$\Theta_{JF}$	Each switch position		0.146		°C/W
Junction-to-Case Thermal resistance	Θ <sup>JC</sup>	Each switch position		0.106		°C/W
Operating Junction Temperature					<u>175</u>	°C

<sup>&</sup>lt;sup>8</sup> R<sub>DSon</sub> does not include package resistance; see section Absolute Maximum Ratings for information about package resistance

<sup>&</sup>lt;sup>9</sup> Measurement conditions: Flow rate: 10l/min; 50% ethylene glycol, 50% water, 75°C inflow temperature. Reference cooler design available upon request.



## **Electrical Characteristics "Gate Driver"**

Unless otherwise stated: (VCC-GND)=15V,  $T_{amb}$ =25°C. Bold underlined values indicate values over the whole temperature range (-40°C <  $T_J$  < +175°C).

Gate driver power supply           VCC         12         15           Ivoc         0 kHz PWM; VCC=15V; VDCX+=0V         465           25 KHz PWM; VCC=15V; VDCX+=0V         465           25 KHz PWM; VCC=15V; VDCX+=0V         619           PWM-XL/PWM-XL/PWM-XL/PWM-XT/RSTN inputs           Viii         3.5           Viii         4.5           Hysteresis         Pull-down impedance (PWM-XB/PWM-XT/RSTN           PUI-down impedance (RSTN)         1.6           FLT-X open drain outputs         1.6           On resistance         1.0           Voltage on FLT-X         0           Voltage on FLT-X         0           Output Fall Time (90% to 10%)         0 r50 pF external capacitance External pull-up resistance         300           Output Fall Time (90% to 10%)         0 n 50 pF external capacitance External pull-up: 300 Ohm to VCC         36           PWM data path         180         180           Puty cycle         14         180           Fault latching time         -300         144           Timer value (Primary or Secondary faults)         14         8.2           Output P High Threshold         8.2         200           UVLO_P Low Threshold         8.2         200<	<u>18</u>	V mA mA V
Uncc         0         kHz         PWM; VCC=15V;         0         189           Lvcc         25         kHz         PWM; VCC=15V; VDCX+ = 0V         465           25         kHz         PWWW; VCC=15V; VDCX+ = 0V         465           7         25         kHz         PWWW; VCC=15V; VDCX+ = 0V         465           9         VIL         619         25         kHz         619           PWM-XL/PWM-XH/RSTN inputs         1.6         1.6         1.6         1.6           Hysteresis         Applies to PWM-XB/PWM-XT/RSTN         1.9         2         7           PUI-down impedance (RSTN)         2         7         7         2         7           FLT-X open drain outputs         0         0         2         300         300         300         300         0         0         0         10         Minimum external pull-up resistance         0         0         300         300         0	<u>18</u>	mA mA mA
Ivcc         25 kHz PWM; VCC=15V; VDCX+ = 0V         465           25 kHz PVMM; VCC=15V;         619           PWM-XL/PWM-XH/RSTN inputs         V/L           V/H         Applies to PWM-XB/PWM-XT/RSTN         1.6           Hysteresis         Applies to PWM-XB/PWM-XT/RSTN         1.9           FUI-down impedance (PWM-XB/PWM-XT/) pull-up impedance (RSTN)         2         2           FLT-X open drain outputs         2         2           On resistance         0         10           Voltage on FLT-X         10         10           Internal pull-up resistance         0n 50 pF external capacitance         300           Output Fall Time (90% to 10%)         On 50 pF external capacitance         300           Output Fall Time (90% to 10%)         On 50 pF external capacitance         300           PWM data path         9         500         9           Propagation delay (PVM-XB/PWM-XT         180         500         9           Propagation delay (PVM-XB/PWM-XT         -30         14         14           Timer value (Primary or Secondary faults)         -30         14         14           Timer variation         -30         -30         -30         -30           UVLO_P High Threshold         9.75         200 </td <td></td> <td>mA mA</td>		mA mA
Nucc         25 kHz PWM; VCC=15V; VDCX+ = 600V;         619           PWM-XL/PWM-XH/RSTN inputs         3.5           Vitt         4,000,000,000,000,000,000,000,000,000,0		mA
25 KH2 PVWN, VCC=15V; VDCX+ = 600V;         619           PWM-XL/PWM-XL/RSTN inputs         3.5           V <sub>IL</sub> 1.6           Hysteresis         1.6           Pull-down impedance (PWM-XB/PWM- XT/) pull-up impedance (RSTN)         1.9           FLT-X open drain outputs         2           On resistance         1           Voltage on FLT-X         1           Internal pull-up resistance         300           Output Fall Time (90% to 10%)         On 50 pF external capacitance External pull-up: 300 Ohm to VCC         36           PWM data path         9         0           PWM frequency <sup>10</sup> 0         0           Duty cycle         9         0           Anti-glitch filter window         500         500           Propagation delay (PWM-XB/PWM-XT ->U/VW) (50% to 10%)         180         500           Fault latching time         114         1180         144           Timer value (Primary or Secondary faults)         14         3.2         200           UVLO_P High Threshold         9.75         200         9.75           UVLO_P Low Threshold         8.2         200         0           Uder-voltage Lockout on VCC (UVLO_P)         200         0         0		
VUCX+ = 600V;         Image: constraint of the second		
V <sub>IH</sub> 3.5           V <sub>IL</sub> Applies to PWM-XB/PWM-XT/RSTN         1.6           Hysteresis         1.9         2           Pull-down impedance (PWM-XB/PWM- XT// pull-up impedance (RSTN)         2           FLT-X open drain outputs         2           On resistance          1           Voltage on FLT-X          1           Internal pull-up resistance         Connected between FLT-X and VCC         10           Minimum external pull-up resistance         0n 50 pF external capacitance External pull-up: 300 Ohm to VCC         36           PWM data path          0         0           Propagation delay (PVM-XB/PWM-XT ->U/V/W) (50% to 10%)         180         500           Fault latching time          -30         14           Timer value (Primary or Secondary faults)         .14         14         .30           UVLO_P High Threshold         9.75         .200         .200           UVLO_P Low Threshold         8.2         .20         .20           UNLO_S Ling Threshold         9.75         .200         .200		V
ViL         1.6           Hysteresis         1.6           Pull-down impedance (PWM-XB/PWM-XT/RSTN         1.9           FLT-X open drain outputs         2           On resistance         2           Voltage on FLT-X         1.0           Internal pull-up resistance         0           Output Fall Time (90% to 10%)         0n 50 pF external capacitance External pull-up: 300 Ohm to VCC         360           PWM data path         9           Propagation delay (PWM-XB/PWM-XT -JU/VW) (50% to 10%)         180           Fault latching time         14           Timer value (Primary or Secondary faults)         14           Timer value (Primary or Secondary faults)         9.75           UVLO_P High Threshold         9.75           UVLO_P Low Threshold         8.2           Delay from UVLO_P detection to FLT-X @ fault level         200		V
Hysteresis       Applies to PWM-XB/PWM-XT/RSTN       1.9         Pull-down impedance (PWM-XB/PWM-XT/Pypul-up impedance (RSTN)       2         FLT-X open drain outputs       2         On resistance       1         Voltage on FLT-X       1         Internal pull-up resistance       1         Output Fall Time (90% to 10%)       On 50 pF external capacitance External pull-up: 300 Ohm to VCC       36         PWM data path       0         PVM frequency <sup>10</sup> 1         Duty cycle       0         Anti-glitch filter window       500         Propagation delay (PWM-XB/PWM-XT →U/W) (50% to 10%)       180         Fault latching time       -30         Timer value (Primary or Secondary faults)       14         Timer value (Primary or Secondary faults)       9.75         UVLO_P High Threshold       9.75         UVLO_P Low Threshold       8.2         Delay from UVLO_P detection to FLT-X @ fault level       200         Under-voltage Lockout on secondaries gate driver supplies(UVLO_S)       200         UVLO_S High Threshold       16.8         UVLO_S Low Threshold       15.5		, v
Hysteresis         1.9           Pull-down impedance (PWM-XB/PWM- XT)/ pull-up impedance (RSTN)         2           FLT-X open drain outputs         2           On resistance         Voltage on FLT-X         1           Internal pull-up resistance         Connected between FLT-X and VCC         10           Minimum external pull-up resistance         0n 50 pF external capacitance External pull-up: 300 Ohm to VCC         360           PWM data path         0         0         500           PWM frequency <sup>10</sup> 0         0         500           Duty cycle         0         0         500           Anti-glitch filter window         500         500           Propagation delay (PVM-XB/PWM-XT ->U/V/W) (50% to 10%)         180         14           Timer value (Primary or Secondary faults)         14         14           Timer value (Primary or Secondary faults)         8.2         200           UVLO_P High Threshold         9.75         200         200           Under-voltage Lockout on VCC (UVLO_P)         200         200         200           UVLO_P Low Threshold         8.2         200         200           Under-voltage Lockout on secondaries gate driver supplies(UVLO_S)         200         200		V
XT)/ pull-up impedance (RSTN)         2           FLT-X open drain outputs		V
XT)/ pull-up impedance (RSTN)         2           FLT-X open drain outputs		1.0
On resistance         Internal pull-up resistance         Connected between FLT-X and VCC         10           Internal pull-up resistance         Connected between FLT-X and VCC         10           Minimum external pull-up resistance         300           Output Fall Time (90% to 10%)         On 50 pF external capacitance External pull-up: 300 Ohm to VCC         36           PWM data path         0         36           PWM frequency <sup>10</sup> 0         0           Duty cycle         0         0           Anti-glitch filter window         500           Propagation delay (PWM-XB/PWM-XT →U/V/W) (50% to 10%)         180           Fault latching time         14           Timer value (Primary or Secondary faults)         14           Timer value (Primary or Secondary faults)         9.75           UVLO_P High Threshold         9.75           UVLO_P Low Threshold         8.2           Delay from UVLO_P detection to FLT-X @ fault level         200           Under-voltage Lockout on secondaries gate driver supplies(UVLO_S)         16.8           UVLO_S High Threshold         15.5           Delay from UVLO_S detection to FLT-X         200		kΩ
Voltage on FLT-X         Connected between FLT-X and VCC         10           Internal pull-up resistance         300         300           Output Fall Time (90% to 10%)         On 50 pF external capacitance External pull-up: 300 Ohm to VCC         36           PWM data path         0         36         36           PWM frequency <sup>10</sup> 0         36         36           Duty cycle         0         0         500           Propagation delay (PWM-XB/PWM-XT →U/V/W) (50% to 10%)         180         180           Fault latching time         14         180         14           Timer value (Primary or Secondary faults)         -30         14           UVLO_P High Threshold         9.75         200         9.75           UVLO_P Low Threshold         8.2         200         200           Under-voltage Lockout on Secondaries gate driver supplies(UVLO_S)         200         16.8           UVLO_S High Threshold         16.8         15.5           UVLO_S Low Threshold         16.8         15.5		
Internal pull-up resistanceConnected between FLT-X and VCC10Minimum external pull-up resistance300Output Fall Time (90% to 10%)On 50 pF external capacitance External pull-up: 300 Ohm to VCC36PWM data pathPWM frequency <sup>10</sup>	<u>25</u>	Ω
Minimum external pull-up resistance         300           Output Fall Time (90% to 10%)         On 50 pF external capacitance External pull-up: 300 Ohm to VCC         36           PWM data path         90         36           PWM frequency <sup>10</sup> 0         9           Duty cycle         0         500           Anti-glitch filter window         500         500           Propagation delay (PWM-XB/PWM-XT →U/V/W) (50% to 10%)         180         180           Fault latching time         14         1         1           Timer value (Primary or Secondary faults)         -30         14           Under-voltage Lockout on VCC (UVLO_P)         9.75         200           UVLO_P High Threshold         9.75         8.2           Delay from UVLO_P detection to FLT-X         200         200           UVLO_S High Threshold         16.8         15.5           UVLO_S Low Threshold         15.5         15.5	18	V
Output Fall Time (90% to 10%)       On 50 pF external capacitance External pull-up: 300 Ohm to VCC       36         PWM data path       Image: Sternal pull-up: 300 Ohm to VCC       36         PWM frequency <sup>10</sup> 0       0         Duty cycle       0       0         Anti-glitch filter window       500       500         Propagation delay (PWM-XB/PWM-XT       180       180         →U//W) (50% to 10%)       180       14         Fault latching time       -30       14         Timer value (Primary or Secondary faults)       -30       14         Timer variation       -30       9.75         UVLO_P High Threshold       9.75       200         UVLO_P Low Threshold       8.2       200         Delay from UVLO_P detection to FLT-X       200       200         Under-voltage Lockout on secondaries gate driver supplies(UVLO_S)       16.8       104.5         UVLO_S Low Threshold       15.5       500       16.8		kΩ
Output Fail Fine (90% to 10%)         External pull-up: 300 Ohm to VCC         36           PWM data path         PWM frequency <sup>10</sup> 0         0           Duty cycle         0         0         0           Anti-glitch filter window         500         500           Propagation delay (PWM-XB/PWM-XT →U/VW) (50% to 10%)         180         180           Fault latching time         14         180           Timer value (Primary or Secondary faults)         -30         14           Timer variation         -30         0           UVLO_P High Threshold         9.75         0           UVLO_P Low Threshold         8.2         0           Delay from UVLO_P detection to FLT-X         200         200           Under-voltage Lockout on secondaries gate driver supplies(UVLO_S)         16.8           UVLO_S Low Threshold         15.5		Ω
PWM frequency100Duty cycle0Anti-glitch filter window500Propagation delay (PWM-XB/PWM-XT $\rightarrow$ U/V/W) (50% to 10%)180Fault latching time180Timer value (Primary or Secondary faults)14Timer value (Primary or Secondary faults)-30Under-voltage Lockout on VCC (UVLO_P)9.75UVLO_P High Threshold8.2Delay from UVLO_P detection to FLT-X @ fault level200UVLO_S High Threshold16.8UVLO_S Low Threshold15.5		ns
Duty cycle $\underline{0}$ Anti-glitch filter window500Propagation delay (PWM-XB/PWM-XT $\rightarrow$ U/V/W) (50% to 10%)180Fault latching time180Timer value (Primary or Secondary faults)14Timer value (Primary or Secondary faults)-30Under-voltage Lockout on VCC (UVLO_P)9.75UVLO_P High Threshold9.75UVLO_P Low Threshold8.2Delay from UVLO_P detection to FLT-X @ fault level200UVLO_S High Threshold16.8UVLO_S Low Threshold15.5Delay from UVLO S detection to FLT-X @ fault level16.8		
Anti-glitch filter window500Propagation delay (PWM-XB/PWM-XT $\rightarrow$ U/V/W) (50% to 10%)180Fault latching time180Timer value (Primary or Secondary faults)14Timer value (Primary or Secondary faults)-30Under-voltage Lockout on VCC (UVLO_P)-30UVLO_P High Threshold9.75UVLO_P Low Threshold8.2Delay from UVLO_P detection to FLT-X @ fault level200UVLO_S High Threshold16.8UVLO_S Low Threshold15.5	<u>50</u>	kHz
Propagation delay (PWM-XB/PWM-XT $\rightarrow$ U/V/W) (50% to 10%)180Fault latching time14Timer value (Primary or Secondary faults)14Timer variation-30Under-voltage Lockout on VCC (UVLO_P)UVLO_P High Threshold9.75UVLO_P Low Threshold8.2Delay from UVLO_P detection to FLT-X @ fault level200UVLO_S High Threshold16.8UVLO_S Low Threshold16.8	<u>100</u>	%
→U/V/W) (50% to 10%)       180         Fault latching time         Timer value (Primary or Secondary faults)       14         Timer variation       -30         Under-voltage Lockout on VCC (UVLO_P)       -30         UVLO_P High Threshold       9.75         UVLO_P Low Threshold       8.2         Delay from UVLO_P detection to FLT-X       200         Under-voltage Lockout on secondaries gate driver supplies(UVLO_S)       16.8         UVLO_S High Threshold       15.5		ns
Fault latching time         Timer value (Primary or Secondary faults)       14         Timer variation       -30         Under-voltage Lockout on VCC (UVLO_P)       -30         UVLO_P High Threshold       9.75         UVLO_P Low Threshold       8.2         Delay from UVLO_P detection to FLT-X       200         Under-voltage Lockout on secondaries gate driver supplies(UVLO_S)       16.8         UVLO_S High Threshold       15.5         Delay from UVLO_S detection to FLT-X       15.5		ns
Timer value (Primary or Secondary faults)       14         Timer variation       -30         Under-voltage Lockout on VCC (UVLO_P)       -30         UVLO_P High Threshold       9.75         UVLO_P Low Threshold       8.2         Delay from UVLO_P detection to FLT-X       200         Under-voltage Lockout on secondaries gate driver supplies(UVLO_S)       16.8         UVLO_S High Threshold       15.5         Delay from UVLO_S detection to FLT-X       200		<u> </u>
faults)       14         Timer variation       -30         Under-voltage Lockout on VCC (UVLO_P)       9.75         UVLO_P High Threshold       9.75         UVLO_P Low Threshold       8.2         Delay from UVLO_P detection to FLT-X       200         Inder-voltage Lockout on secondaries gate driver supplies(UVLO_S)       16.8         UVLO_S High Threshold       15.5         Delay from UVLO_S detection to FLT-X       15.5		<u> </u>
Timer variation       -30         Under-voltage Lockout on VCC (UVLO_P)         UVLO_P High Threshold       9.75         UVLO_P Low Threshold       8.2         Delay from UVLO_P detection to FLT-X       200         @ fault level       200         UVLO_S High Threshold       16.8         UVLO_S Low Threshold       15.5		ms
Under-voltage Lockout on VCC (UVLO_P)         UVLO_P High Threshold       9.75         UVLO_P Low Threshold       8.2         Delay from UVLO_P detection to FLT-X       200         @ fault level       200         UND_S High Threshold       16.8         UVLO_S Low Threshold       15.5	+25	%
UVLO_P High Threshold       9.75         UVLO_P Low Threshold       8.2         Delay from UVLO_P detection to FLT-X       200 <b>Under-voltage Lockout on secondaries gate driver supplies(UVLO_S)</b> 16.8         UVLO_S High Threshold       15.5         Delay from UVLO_S detection to FLT-X       15.5	0	/0
UVLO_P Low Threshold     8.2       Delay from UVLO_P detection to FLT-X     200       @ fault level     200       Under-voltage Lockout on secondaries gate driver supplies(UVLO_S)     16.8       UVLO_S High Threshold     15.5       Delay from UVLO_S detection to FLT-X     15.5		V
@ fault level     200       Under-voltage Lockout on secondaries gate driver supplies(UVLO_S)     16.8       UVLO_S High Threshold     15.5       UVLO_S Low Threshold     15.5		V
@ fault level     200       Under-voltage Lockout on secondaries gate driver supplies(UVLO_S)     16.8       UVLO_S High Threshold     15.5       UVLO_S Low Threshold     15.5		
UVLO_S High Threshold     16.8       UVLO_S Low Threshold     15.5       Delay from UVLO_S detection to ELT_X     15.5		ns
UVLO_S Low Threshold 15.5		
Delay from LIVLO S detection to ELT-X		V
Delay from UVLO S detection to FLT-X		V
		ns
@ fault level		110
Desaturation detection (DESAT_H, DESAT_L)		11
Desaturation Threshold wrt to power switch source 4.6		V
Desaturation Blanking time 1		μs
Delay from		
Desaturation detection to 600 FLT-X in fault state		ns
Soft Shutdown gate fall time V <sub>GS</sub> from 15V to 0V 1	i	μs

<sup>&</sup>lt;sup>10</sup> Please refer to section Gate driver temperature derating for operation above 25kHz (page 18)



## Typical performance (per switch)











Figure 5 : 3rd quadrant characteristics (V\_Gs=15V,  $t_p < 200 \mu s)^{11}$ 



Figure 2: On-state drain source resistance vs. Drain current (V<sub>GS</sub> =15V,  $t_p < 200\mu$ s)<sup>11</sup>



Figure 4: Drain current vs V<sub>GS</sub> voltage (V<sub>DS</sub>=20V,  $t_p < 200\mu s$ )



Figure 6: 3rd quadrant characteristics (V<sub>GS</sub>=-3V,  $t_p < 200 \mu s$ )<sup>11</sup>

<sup>11</sup> Package resistance excluded



# Typical performance (per switch) (cnt'd)



















Figure 8 : Typical capacitances vs  $V_{DS}$ (Tj=25°C ; f = 100 kHz,  $V_{AC}$  =25mV)







Figure 12 : Max dV/dt vs Drain current



Figure 14 : Switching energy computation

INTELLIGENT POWER MODULES WWW.CISSOID.COM



# Typical performance (per switch) (cnt'd)



Figure 15: MOSFET Junction to Case Thermal Impedance



**Figure 17** : Reverse Bias Safe Operating Area (RBSOA)



Figure 19 : Maximum Power Dissipation Derating vs Case temperature



Figure 16: Forward Bias Safe Operating Area (FBSOA)



**Figure 18**: Continuous Drain Current Derating vs Case temperature



**Figure 20** : Maximum Phase Current Capability vs Switching Frequency (Inverter Application)



## **Gate Driver Circuit Functionality**

### Description

The main features of the CXT-PLA3SA12550A gate driver are:

- Isolated data transmission (robust to high dV/dt) (data and fault) on both high and low side channels
- Adjustable fault timer with automatic restart
- Safe start-up sequence through monitoring of the main supply (UVLO) and of the voltage regulators output (through Power-Good function)
- Permanent and programmable Under-Voltage Lockout (UVLO) monitoring on external and internally generated power switch supplies
- Desaturation detection function with programmable blanking time and threshold protecting power switches in case of abnormal current levels
- Soft-Shutdown transistor and control performing power device graceful shutdown in case of fault and so preventing too high dl/dt in the power stage
- Flyback DC-DC converter (one per phase) with cycle-by-cycle current limit for short circuit protection
- High-precision (typ 3%) high-level gate voltage generation
- Single-ended Schmitt-trigger PWM inputs
- Open-drain low-ohmic (typ. 25Ω) fault output
- Support of 2 separate incoming PWM channels with anti-overlap protection on incoming PWM signals
- Configurable 500ns (typ) spike filter on incoming PWM signal for enhanced noise robustness
- Gate-2-Source short-circuit protection
- Support of 100% duty-cycle PWM
- Very low parasitic capacitance between secondaries and primary
- Isolated DC bus voltage measurement

## Under-Voltage Lockout (UVLO)

The CXT-PLA3SA12550A gate driver board constantly monitors:

- VCC power supply
- High-side secondary supplies (typ +15V/-3V)
- Low-side secondary supplies (typ +15V/-3V)

At the primary side, the monitored power supply is "VCC-GND"; to avoid oscillation when (VCC-GND) is close to the UVLO threshold, a hysteresis is implemented.

At each secondary side, the monitored power supply is "VDD\_L-VSS\_L"/ "VDD\_H-VSS\_H"; to avoid oscillation when (VDD\_x-VSS\_x) is close to the UVLO threshold, a hysteresis is implemented.

Refer to the chapter Fault Management for details about fault behavior and management.

## On-board power supplies

The on-board isolated power supply (per phase) is a regulated flyback DC-DC converter providing both high-side and low-side channels with the positive and negative supply voltages required to drive the power FETs. It offers high voltage isolation between the channels, high dV/dt sustainability and very low parasitic capacitance. Cycle-by-cycle current monitoring at primary side is implemented to protect the board against short-circuit.

High accuracy (typ 3%) is achieved on all secondary positive supplies to optimize thermal behaviour of the power switches.



### Interface towards controller

#### PWM inputs

The PWM-XB and PWM-XT input interface is based on 5V Schmitt-Trigger input receivers and is Active High. Active Low is available as an option.

The CXT-PLA3SA12550A gate driver board implements 2 protection functions on the PWM data paths:

 Anti-glitch: any negative or positive glitch on the PWM-XB/PMW-XT signals smaller than a programmed value is ignored by the board; this increases the immunity of incoming signals from external noise; the PWM signals are delayed by the corresponding anti-glitch time

 $t_{MINPW}$  (ns)= 1\* [C<sub>GUx</sub> (pF)]

- Anti-overlap: this circuit prevents PWM-XB and PMWH from being active at the same time.

#### FAULT outputs

The output buffers operate as an opendrain driver with a very low on resistance (typ.  $25\Omega$ ), enabling the use of low value pull-up resistance for increased noise immunity.

An on-board 10k pull-up resistance (connected to the internal 5V supply) is present on each fault output to facilitate initial testing.

By default, there is one fault output per side [top/bottom] (one fault per phase is available as an option<sup>12</sup>).

## Isolated data transmission

The CXT-PLA3SA12550A gate driver board uses integrated digital isolators. Those devices provide isolation, immunity against high dV/dt and low parasitic capacitance.

In case no power supply is present at the secondary side, a fault is generated at the primary side.

#### Desaturation detection

The purpose of the desaturation function is to detect if the voltage at the drain of the power switch, in "ON" state, is higher than a given threshold. This informs the logic part of the system about possible damage of the power arm (e.g. a short circuit at the arm level leading to an overcurrent in the power switch).

Sensing of the power device drain voltage is performed through a high voltage sensing diode whose cathode is connected to the power switch drain and whose anode is connected to a current source (typ 2mA) and a sensing circuit.

When the DC power terminals are neither connected nor powered externally, per phase circuit, the gate driver DESAT function will bias the power terminals "VDCx+" – "VDCx-" to 19V through a 15 kOhm impedance.

The desaturation threshold (voltage on transistor VDS) is configured by on-board resistors and can be tuned according to the table below.

Rdesat	Desat threshold (V)		
value	25°C	125°C	
0ΚΩ	1.18	1.47	
5ΚΩ	2.6	2.87	
10KΩ	4.01	4.27	
12KΩ	4.6	4.83	
(default)			
15KΩ	5.42	5.66	
20KΩ	6.84	7.06	

At system level, the de-saturation detection should only be taken into account after a defined time following the low-to-high transition on the power device gate. This "blanking" time  $t_{DESAT_D}$  is implemented and adjusted by an on-board capacitor  $C_{DESATD}$  (68pF installed) and can be calculated as follows:

 $t_{\text{DESATD}}$  (ns)= 14\* [ $C_{\text{DESATD}}$  (pF) + 7]

If after t<sub>DESAT\_D</sub> time the DESAT comparator output indicates that the transistor VDS level is higher than the programmed threshold value, an internal DESAT fault is generated. Refer to the chapter Fault

<sup>&</sup>lt;sup>12</sup> Contact CISSOID if you require this option



Management for details about fault behavior and management.

When a desaturation fault is detected, the power module gate is gracefully discharged thanks to the Soft-Shutdown circuit to avoid high dl/dt at power module turn-off

# Active Miller Clamping

In case of high positive dV/dt and despite the negative drive of the power module gate, a parasitic turn-on of the gate could take place, inducing shoot-through current on the power arm.

To prevent this, the CXT-PLA3SA12550A gate driver board implements an Active Miller Clamping function by bypassing the gate resistance with a low ohmic path (implemented with a transistor) when the gate is driven negative.

This transistor also helps to limit the amplitude of negative kick on the power module gate in case of negative dV/dt.

## **Fault Management**

Fault management takes place on each phase independently.

On the **<u>primary side</u>**, a fault is generated by any of the following situations:

- Main power supply (VCC) is below the UVLO threshold
- Primary linear voltage regulator (generating the 5V output required by the on-board logic) is below the internal Power Good level

Those faults are internally combined to generate a unique fault signal. This internal primary fault signal is latched for 14msec.

While the fault is latched:

- Both FLT-X pins are tied to "0"
- Both power switches are turned off
- On board DC-DC Converter is off

After the predefined latch time period, the phase controller will attempt to return to normal operation:

- If the fault is still present, the phase will stay in the fault state till the fault disappears
- If the fault disappeared (e.g. temporary UVLO situation), the phase will go out of FAULT state and return to

normal operation (DC-DC converter turned on and data paths active); still, on the PWM path, transition to normal operation will happen on the next positive edge of the incoming PWM signal.

The primary fault state is combined with the faults returned by the secondary devices according Table 1 or Table 2.

On **<u>each of the secondary sides</u>**, fault is generated by any of the following situations:

- Power supply is below the UVLO threshold
- Secondary voltage regulator (5V) output voltage is below the Power-Good threshold
- Desaturation situation is detected by the DESAT comparator

These faults are internally combined to generate a unique fault signal. This internal fault signal is latched for 14msec.

While the fault is latched, the gate driver is turned off. At the transition between "no fault" and "fault" situation, the gate driver circuit is gracefully shut down.

After the predefined latch time period, the gate driver circuit returns to normal operation:

- If the fault is still present, the gate driver is kept turned off till the fault disappears
- If the fault disappeared (e.g. temporary UVLO situation), normal operation will resume on the next positive edge of the incoming PWM signal



Prim	Low-	High-	FLT-B-U	FLT-T-V
fault	side	side	(Bottom)	(Top)
	fault	fault		
No	No	No	High-Z	High-Z
			(pulled up)	(pulled up)
No	Yes	No	Pulled down	High-Z
				(pulled up)
No	No	Yes	High-Z	Pulled down
			(pulled up)	
No	Yes	Yes	Pulled down	Pulled down
Yes	Yes or	Yes or	Pulled down	Pulled down
	No	No		

**Table 1:** FAULT aggregation table(Default option:reporting per side)

Prim	Low-side	High-side	FLT-X
fault	fault	fault	
No	No	No	High-Z (pulled up)
No	Yes	No	Pulled down
No	No	Yes	Pulled down
No	Yes	Yes	Pulled down
Yes	Yes or No	Yes or No	Pulled down

**Table 2:** FAULT aggregation table (reporting per phase option)

## **RSTN (Reset) behaviour**

While in Low-State, the RSTN pin forces all PWM input signals to "0", turning off all SiC MOSFET gates.

## Protections

The CXT-PLA3SA12550A gate driver is protected on each channel for:

- Gate overvoltage
- Gate undervoltage
- Gate-source permanent short-circuit

#### **Board power dissipation**

Current consumption of the CXT-PLA3SA12550A gate driver board (VCC=15V; VDCX+=0V) can be computed as follows:

$$Iin = 189mA + 11.05 * Fs$$

Where:

- lin: Input current (in mA) (wrt to VCC = 15V)
- Fs: Switching frequency (in kHz)

The duty cycle of the PWM-XB/PWM-XT signals has almost no influence on the current consumption (assuming PWM-XB and PWM-XT duty cycles are complementary).

To stay within the specifications of the internal secondary voltages, the maximum average lin current should be 1000 mA (for VCC =15V).

#### **Temperature measurement**

The temperature of each phase is measured using an NTC resistance mounted on the power module DBC.

The NTC resistance variation with respect to temperature is reported in Figure 21 and obeys the formula provided in the section Absolute Maximum Ratings.



Figure 21: NTC resistance vs temp

The NTC resistance value is converted into an analog voltage fed to the connector pins TEMP-U, TEMP-V, TEMP-W.

Figure 22 shows the relationship between the TEMP-X voltage and the NTC temperature.



Figure 22: TEMP-X voltage vs temp

## Gate driver temperature derating

The CXT-PLA3SA12550A gate driver has been designed to operate at 125°C ambient upto 25kHz switching frequency. Above 25 kHz, a derating according to the graph below needs to be applied.



Figure 23: Gate driver temperature Derating

### Y-Cap connection to baseplate

The ground signal at gate driver primary side (GND) is connected to the baseplate via 2 Y-Caps (1nF each, 1000V) and 2 metallic parts. The purpose is to direct the high frequency common-mode currents (resulting from the high dV/dt and isolation barrier parasitic capacitances) towards the baseplate and hence create the shortest possible loop to optimize EMC performance.

The metallic parts have been designed to be breakable in case this connection would not be desired at system level.





## **Timing Diagrams**

**Figure 24** illustrates the CXT-PLA3SA12550A gate driver board low-side driver dynamic behavior in normal operation and fault conditions.



#### Figure 24: Timing diagram CXT-PLA3SA12550A low-side gate driver behaviour

#### In Normal operation

On a PWM-XB rising edge (1), a rising edge is generated on G\_LS (after the propagation delay through the CXT-PLA3SA12550A gate driver board).

After the rising edge on G\_LS, the low-side power module is turned ON and the midpoint node is going to "0" state (voltage equals to Ron times current flowing through the power device). The D\_LS node is also pulled down and after the blanking time (t<sub>DESAT\_D</sub>), no desaturation fault is detected and FLT-X remains high.

On a PWM-XB falling edge (2), a falling edge is generated on G\_LS (after the propagation delay through the CXT-PLA3SA12550A gate driver board) After the falling edge on G LS, the low-side power device is turned OFF.

#### In DESAT fault situation

On a PWM-XB rising edge (3), a rising edge is generated on G\_LS (after the propagation delay through the CXT-PLA3SA12550A gate driver board)

After the rising edge on G\_LS, the low-side power module is turned ON; because of a desaturation fault, the D\_LS node does not reach its normal "0" level. Thanks to the DESAT comparator, the CXT-PLA3SA12550A gate driver board detects this fault situation and gracefully turns off G\_LS. The power device is turned off. The FLT-X signal is pulled down. The Fault is cleared after the fault timer expires.



#### In UVLO fault situation

The UVLO status is monitored inside the primary and secondary devices (only the secondary UVLO situation is described here). When the UVLO comparator (5) detects an under-voltage situation, G\_LS is gracefully shut down and the FLT-X signal is pulled down. The fault is cleared after fault timer expiry.

#### **Glossary**

Name	Description
D_HS	Drain of any high-side switch
S_HS	Source of any high-side
	switch
G_HS	Gate of any high-side switch
D_LS	Drain of any low-side switch
S_LS	Source of any low -side
	switch
G_LS	Gate of any low -side switch

### Simulation model

An accurate LTSpice model is available at the following link: https://www.cissoid.com/document/download/cissoid-sic-intelligent-power-modules-Itspice-models-v1-0-zip-101. . This model was matched with measurement results.



# Mechanical information<sup>13</sup>



INTELLIGENT POWER MODULES WWW.CISSOID.COM

<sup>&</sup>lt;sup>13</sup> Gate driver internal four mechanical fixing holes positions are subject to change between product versions





Physical dimensions (mm) Base plate material: AlSiC Power pins finish: Ni Gate driver control pins finish: Au Gate driver control connector: Harting 15110262401000

Item	Recommended reference	Comments
Baseplate fixing screws	M4x10 ISO 7380-2 A2 TX	
DC Bus Power connector	M6x12 ISO 7380-2-A2-TX	Assumes min 0.7 mm DC
bolts		power connector thickness
Phase power connector	M6x12 ISO 7380-2-A2-TX	Assumes min 1.6 mm phase
bolts		connector thickness
Gate driver female counter	Harting 15290262501000	
connector board-2-cable		
Gate driver female counter	Harting 15210262601000	
connector board-2-board		



The STEP file is available at the following link: <u>https://www.cissoid.com/document/down-load/cxt-pla3sa12xxxab-3d-step-model-pinfin-05-nov-2024-zip-418</u>

With respects to IPM Version A, the gate driver PCB dimension has changed slightly as shown in figure below.

Customer should check the physical positioning of the DC BUS capacitor with respect to the IPM.





# **Contact & Ordering**

#### CISSOID S.A.

Headquarters and contact EMEA:	CISSOID S.A. – Rue Francqui, 11 – 1435 Mont Saint Guibert - Belgium T : +32 10 48 92 10 – F : +32 10 88 98 75 Email : <u>sales@cissoid.com</u>	
Sales Representatives:	Visit our website: <u>http://www.cissoid.com</u>	

## Disclaimer

Neither CISSOID, nor any of its directors, employees or affiliates make any representations or extend any warranties of any kind, either express or implied, including but not limited to warranties of merchantability, fitness for a particular purpose, and the absence of latent or other defects, whether or not discoverable. In no event shall CISSOID, its directors, employees and affiliates be liable for direct, indirect, special, incidental or consequential damages of any kind arising out of the use of its circuits and their documentation, even if they have been advised of the possibility of such a damage. The circuits are provided "as is". CISSOID has no obligation to provide maintenance, support, updates, or modifications.